Title of the invention: SENSING CIRCUIT

A circuit includes a degeneration p channel metal oxide semiconductor (PMOS) transistor (102) a load PMOS transistor (104) and a clamp transistor (110) configured to clamp a voltage applied to a resistance based memory element (112) during a sensing operation. A gate of the load PMOS transistor is controlled by an output of a not AND (NAND) circuit (106).

No. of Pages: 33  No. of Claims: 33